TSV Interconnection Technology Using Solder Nanoparticles
نویسندگان
چکیده
منابع مشابه
Stacked solder bumping technology for improved solder joint reliability
Reliability in flip chip and Ball Grid Array is a major concern. Solder joint geometry is extremely important from a reliability point of view. Commonly, the flip chip solder bump takes on the shape of a spherical segment. Mathematical calculations and finite element modeling have shown that the hourglass-shaped solder bumps experience the lowest plastic strain and have the longest lifetime. In...
متن کاملSolder Paste Stencil for Surface Mount Technology
Solder paste masks or stenc.ils are an integral part of the manufacturing process for surface mount circuit boards. This study will examine the feasibility of developing a process for rapidly ' Currently at IUA-Tencor Corporation, San Jose, CA 0-7803-6482-1 /OO/$lO.OO 02000 IEEE 2000 IEEWCPMT Int'l Electronics Manufactluring Technology Symposium
متن کاملInterconnection Evaluation Technology for Printed Wiring Boards
As a developer of world-class products including server and network devices, Fujitsu recognizes the printed wiring board (PWB) as a core component among the various components of those products. One basic element supporting high-quality PWBs is through-hole interconnection reliability. Existing methods for evaluating interconnections typically involve temperature cycle tests that subject the PW...
متن کاملStatic component interconnection test technology in practice
Static Component Interconnection Test Technology (SCITT) is a new XNOR circuit based technology that is used for board-level interconnection test. SCITT provides an easy test method using simple patterns and results in a high diagnostic resolution. The method is especially suited for SDRAM and other ‘complex memories’ but can be used for other devices as well. Very little overhead is required. ...
متن کاملStatic Component Interconnection Test Technology (SCITT)
In a collaboration initiated in 1997, Fujitsu and Philips have jointly developed a Design-for-Test methodology to facilitate assembly interconnection testing of complex memory devices. Complex memories require an initialisation sequence or are accessed by a more complex protocol and therefore complicate assembly test – examples are SDRAM, FCRAM and Flash. With the trend towards smaller pin pitc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of the Korean Welding and Joining Society
سال: 2011
ISSN: 1225-6153
DOI: 10.5781/kwjs.2011.29.3.283